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R. Ramseyer, R. Arnold, H. Applewhite and R. Berg
Honeywell Systems and Research Center
Minneapolis, Minnesota
A
The increasing real time signal and data processing loads on-board
BMD interceptors cannot be met with currently available and flyable
processors. The Modular Missile Borne Computer is being developed
to provide a solution to that problem through the use of a
collection of microprocessors in a distributed processing system.
This paper discusses the Modular Missile Borne Computer's architecture
with emphasis on how that architecture evolved from a careful
analysis of both the physical constraints and the processing require-
ments. The development techniques used .are generally applicable
to real-time data processing systems and have resulted in the
achievement of one of our most significant design goals. This
goal is a modular, flexible, extensible system capable of adapting
to evolving BMD problems as well as others where an ultra-high
performance distributed processor is desirable.
The general objective for the MMBC program is the development of
a data processing system which lends itself readily to system
growth, reconfiguration and changes in application or environment.
Given the constraints and requirements imposed by the .BMD threat,
scenarios and environmental considerations, four driving architectural
considerations result:
• The required processing is real time.
• There is a massive quantity.of data and it is received
at a rapid rate.
• A high degree of modularity, flexibility and potential
for growth is desired in MMBC.
• MMBC must be capable of performing in an extremely hostile




















































































































































TOTAL DP LOAD IS COMPOSED OF
MANY SMALL, INDEPENDENT LOADS
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OBJECTIVE: INVESTIGATE ADVANCED PREPROCESSING TECHNOLOGY & THE APPLICATION
OF MODULAR, FLEXIBLE, EXTENDABLE MICROCOMPUTER ARRAYS TO PERFORM

















GUIDANCE NAVIGATION & CONTROL
ADVANCES IN INTERCEPTOR & TECHNOLOGY AS WELL AS INCREASING
COMPUTATION OF BMD FUNCTIONS ON BOARD IMPOSE REQUIREMENTS ON THE
DATA PROCESSOR THAT CANNOT BE MET BY CONVENTIONAL COMPUTER ARCHI-
TECTURES. MODULAR, FLEXIBLE, AND EXTENDABLE COMPUTER STRUCTURES
ARE REQUIRED TO MEET THE NEEDS OF THE FLUID AND RAPIDLY EVOLVING
BMD SYSTEMS.
BENEFITS OF MICROPROCESSORS
ALLOW MAXIMUM USE OF LSIC HARDWARE
- MINIMIZES SIZE/WEIGHT/POWER/INTERCONNECTS
SPECIAL PURPOSE OPERATION CAN BE ACHIEVED THROUGH MICROPROGRAMMING
SIMULTANEOUS OPERATION OF MANY REAL TIME HARDWARE UNITS DRASTICALLY
REDUCES NEED FOR MULTIPROGRAMMING
- REDUCED SOFTWARE COST
- REDUCED OVERHEAD TIME



















(1 TO 3 MIPS EA)
4GPW/SPECIAL
ARITHMETIC

















TOTAL CAPACITY 88.5 MIPS
•HIGH THROUGHOUT REQUIRED TO ABSORB OVERHEAD AND SATISFY REAL-TIME RESPONSE REQUIREMENT.
EACH COMPUTER IN MMBC IS "TUNED" TO PERFORM WELL IN ITS AREA OF APPLICATION.
E.G., MULTIPLE DATA STREAM PROCESSORS IN BULK FILTERING; PIPELINED, FAST
ARITHMETIC UNIT IN PULSE MATCH.
CHARACTERISTICS OF HARDWARE MODULES
GENERAL PROCESSING ELEMENT (16 BITS) 1 MIPS
SIMDPE(3ALUS) 3 MIPS
VOA PROCESSOR 15 MIPS/5 MIPS
LOCAL MEMORY (3 PORT RAM)
READ ACCESS TIME 270 ni





GLOBAL BUS (3 BUSES)
TRANSFER RATE 1 MWOROS/S
1MWORDS/S
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BULK I CBM BOOKS 3. 4. 5 (195K WORDS) | 3"
_CBM §pOJKSj>,7,_8 (195J< WORDS) I i





DISCRIMINATION, Q ACQUISITION & CLOUD TRACK P.E
TRACKING
AND JAfiGElTaACJINJ! CJ. I 4.5
GNC | TRACK FILE MEMORY
_GN& CP.E^
NLJ I/O FUNCTIONS
POWER CONVERTER #1 (1KW DELIVERED POWER)
POWER CONVERTER #2 (1KW)
POWER CONVERTER #3 (1KW)









































o to — a
—i 3 oe —i





























































Q 1 *- —
s l o w
< HE UJ h-
0-022
X CC ID "J








LU S O —
_ uj LU r—Is-s< -c O Q-
2 2 = -1SF — •" =
*tna cc ^ <
uu < f o
= =i £ co
3 =3 X LUi— a LU er
" o rJ =;
L_ g O UJ









































^ P H- P
LU U ^  ^
QC 2 g CC
< =) S
 =
g U. O CD
Q Q I— U_
QC < LU 2
< LU Z3 O





























CC u. J 2
O i_ u_ <t









— E uj t
11 5XID < < LU










> g - £
< ll LU
LU ^ CC g
2 S "J CO
LU o > 3»
CD Q. O E
253
254
X
o
n
a
w
ra
3
m
u
•
to
3>
255
